In self-checking systems, checkers usually do not receive all code words during normal operation. Missing code words may prevent a checker from achieving the totally selfchecking property. The paper presents a novel approach to the design of embedded parity and two-rail checkers that allows a checker to receive all code words irrespective of the set of code words that is provided by the functional circuit. A checker gets all code words by an LFSR while at the same time it monitors the output of the functional circuit.
INTRODUCTION
One of the problems when designing self-testing, totally self-checking, strongly code-disjoint and strongly self-checking checkers [1] [2] [3] [4] is that the checkers will receive only a subcode of the code they are designed for, so that they can loose their self-testing, totally self-checking, strongly code-disjoint or strongly self-checking property.
The code words can be regarded as test vectors for the checker. If some of the code words are not provided by the circuit under check (CUC) then it is possible that some checker faults will not be detected. If a checker contains an undetected nonredundant fault then some noncode words will not be detected, i.e., the checker will not remain code-disjoint anymore. This problem will be even. more severe if the checking process is performed for a subset of CUC output code words only Is].
Several methods have been discussed in the literature to solve or avoid the problem of missing code words. The first method consists of arranging the components of the checker according to the available code words [6'7] or the dependencies of the input signals [8] . Another possibility to obtain the required set of code words for all subcheckers of a global checker is to add one or several pairs of control inputs which are independent from all other inputs of the checker Is '9] . A suggestion for generating additional code words for two-rail checkers is the insertion of delay elements at selected input pairs ofthe checker []. However, with this approach a delay of the error indication will be introduced. Another possibility is to provide the checker with internal off-line test capability [11'2] . Here, the checker contains an internal test pattern generator which can provide the missing code words and additional noncode words. The disadvantage of this approach is that the checker has to be placed into a test mode, and cannot monitor the function of the CUC during the test. However, an off-line test of checkers also allows to detect multiple stuckat and bridging faults in the checker [13'14] or to locate checker faults [15] .
In this paper we present a novel approach to the design of embedded checkers for parity, two-rail, and linear codes in order that they receive all necessary code words. A checker designed according to this approach will have the following advantages over other known checker designs:
The checker will receive all code words irrespective of which and how many code words are provided by the CUC. The checker will be tested by a linear feedback shift register (LFSR) without going into a test mode.
In the case of a parity checker the checker can be provided not only with all code words, but with all possible input words such that it will be tested exhaustively (while at the same time it is monitoring the output of the CUC). A noncode word that is not detected due to an undetected checker fault can be detected in later instances of time because the error pattern of the noncode word will be memorized and modified (the error pattern will cycle through the LFSR).
The fact that the set of code words received by the checker is independent of the set of code words provided by the CUC makes it possible to use every checker design for the respective code, especially the classical designs. [3'16'17] . Since a valid input code word should produce a valid output code word from the checker, it is not important which correct output is produced. Therefore, for single faults the self-testing property is sufficient for a checker.
For sequences and sets of faults the property of a checker to be strongly code-disjoint [a] or strongly self-checking [4] is of more interest.
In the paper we only discuss the design of totally self-checking (TSC) embedded checkers. Since the TSC property is the strongest requirement, the same design method can be used if embedded checkers have only to be self-testing, strongly code-disjoint, or strongly self-checking. An (n, k) binary cyclic code is a k-dimensional subspace of an n-dimensional vector space [18] . A code word c=(co, cl,...,C_l) can be associated
c. An (n, k) cyclic code is defined by its generator polynomial g(x) of degree n-k. A polynomial is a code polynomial if it is divisible by g(x).
THEOREM [19] Let g(x) be a generator polynomial of an (n, k) cyclic code, and let p(x) a primitive polynomial of degree k. Then the LFSR with the feedback polynomial h(x)=p(x)g(x) generates all nonzero code words of the (n, k) cyclic code.
A cyclic code is also defined by its generator matrix G. If is the information bit vector then the cyclic code word corresponding to is c iG. Given the generator matrix G, the generator polynomial g(x) of the cyclic code with c(x) i(x)g(x) can easily be derived.
As cyclic codes are linear codes they have the property that the sum of two code words is a code word too. Additionally, a cyclic shift of a code word also results in a code word. These are the basic properties the new checker designs are based -on. If the number of code words produced by the CUC is too small to make the checker totally selfchecking then the pairwise sum of the code words provided by the CUC with code words generated by the LFSR will produce all necessary code words for the checker. First we consider the generation of (even) parity code words.
EMBEDDED TSC PARITY CHECKERS

OBSERVATION
The parity code is a cyclic code. This property can be proved easily since a cyclic shift of a code word does not change the parity of this word.
Therefore, all nonzero parity code words can be generated by an LFSR (see Section 3). The LFSR of Fig. 2 A modification of the checker of Fig. 3 is shown in Fig. 4 . The code words provided by the CUC are now fed directly into the LFSR. This has the advantage that the error pattern of a noncode word will be captured by the LFSR, and it will be modified since it will cycle through the LFSR. Therefore, if a noncode word cannot be detected due to an undetected checker fault then it can be detected one (or maybe more) clock cycles later.
The hardware required for the checker of Fig. 4 is the same as for the checker shown in Fig. 3 . To distinguish the two checker designs we call this type of checker an error-memorizing embedded selfchecking checker. Regarding the number of code words the parity checker in Fig. 4 we obtain the following sequence. The only code word that cannot be generated is a 6 Fig. 5 . Instead of a 2-output parity checker we can use a single-output checker which is simply an XOR-tree. Single-output checkers can be used if it can be guaranteed that the checker will receive both, code words and noncode words, and therefore a stuck-at 'correctly' fault at the checker output can be detected [12'17] . The This alternative approach can also be used to design the error memorizing version of a two-rail
checker. An example of such a design is given below.
The tructure of this, checker is similar to that of an error-memorizing parity checker as shown in Fig. 4 . inverted the LFSR will receive words of CeQV.
After inverting the information bits of the words generated by the LFSR the two-rail checker will receive words of C'RC.
[ Most of the presently known checkers are TSC under the hypothesis that a fault is detected before another fault occurs. This hypothesis is true only with a certain probability [24] . The capability of a checker to memorize errors allows to increase this probability.
Compared to conventional checkers the proposed checker designs require some additional hardware in order to generate the required code words. This hardware is very simple--only LFSRs are needed. The additional hardware overhead is smaller than for self-exercising checkers [12] since we do not need any logic to distinguish code words from noncode words.
If two (or several) functional circuits in the system generate responses of the same code (parity, two-rail, or linear code) then these responses can be combined to one word of this code by adding them up and the result is sent to the checker. Especially, in some cases one functional circuit (or a collection of circuits) can serve as test pattern generator for a non-error memorizing checker if it can provide enough code words, supposed that at most one circuit response is erroneous at a time.
It is also possible to use the proposed checkers in built-in self-test (BIST) applications [25] . In this case, the test pattern generator of the checker can be employed as signature analyzer for the CUC. 
